A Compact Low Voltage CMOS Four-Quadrant Analog Multiplier

N. Kiatwarin*, W. Ngamkham** and W. Kiranon*

* Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut’s Institute of Technology Ladkrabang, THAILAND
Tel: (662) 9883655 Ext. 239, Email: narumol@mut.ac.th

**Department of Control and Instrumentation Engineering
Mahanakorn University of Technology
51 Chuem Samphan Rd. Nong-Chok Bangkok 10530, THAILAND
Tel: (662) 9883655 Ext. 239, Email: wanaya@mut.ac.th

Abstract-In this paper, a compact low-voltage CMOS four-quadrant analog multiplier is proposed. The proposed circuit is obtained by rearranging circuit topology of a recently reported multiplier which is unpractical since the circuit topology itself needs an ideal voltage reference to form a multiplication function. By doing so, the ideal voltage reference is no longer required leading to achieve a new multiplier circuit with real compactness. Simulated results using PSPICE for 0.35μm CMOS process show that main performances of the proposed multiplier, including linearity, bandwidth and power consumption, are successfully improved.

I. INTRODUCTION

Analog multipliers are found in many applications such as modulator, frequency doublers, absolute value circuit, and etc. These applications are required to operate in low voltage environment for improving their power efficiency and incorporating with mixed signal systems to be used in portable applications [1]. A number of circuit techniques for realizing a CMOS analog multiplier had been collected and systematically evaluated by G. Han and E. Sanchez-Sinencio [2].

According to [2], there are several means to realize a four quadrant analog multiplier and it is also suggested by [3] that using saturated MOSFET in strong inversion is more practical than any other means. Recently, based on a square-law relation of saturated MOSFET, various compact multiplier architectures which are constituted by a circuit cell called a “flipped voltage follower: FVF” [4], have been chronologically proposed in [5]-[8]. Most of them feature wide input range, high operating frequency and low power consumption which are resulted from excellent manipulations of the square-law function in high compactness structures.

Focusing on the latest version in [8], which is seemed to be the most compact circuit, it is found that the overall multiplier circuit can not be called compact since it requires an extra voltage reference connected between the resistive loads. To generate the extra voltage reference, more power consumption and circuit complexity are unavoidable.

In this paper, we propose a new multiplier circuit which is based on a similar technique to [8] but an arrangement of the circuit in transistor level is improved such that the extra voltage reference becomes redundant and can be eliminated. We then obtain a four quadrant analog multiplier with real compact structure. Therefore, some circuit performances of the proposed multiplier are successfully improved. In order to validate the circuit performances, the proposed multiplier has been simulated in PSPICE by using model parameter for 0.35 micron CMOS process. The results show that bandwidth, linearity and power consumption of the proposed circuit are better than those of the circuit in [8].

The remaining of this paper is organized in the following sections, a basic concept for realizing the analog multiplier is introduced in Section II. Next, a modification of square rooting circuit used to form an analog multiplier is described in Section III. The proposed multiplier circuit is illustrated in Section IV. In addition, simulated results of the proposed multiplier and conclusion are presented in Section V and VI, respectively.

II. BASIC CONCEPT

Realizing a proposed analog multiplier and the multiplier in [8] is based on a similar approach showing in Fig. 1. It comprises a pair of common source amplifier (M1 and M2), which acts as input transistors to provide output currents in term of squaring functions of input voltages ($V_1$ and $V_2$), and two identical voltage controlled square root blocks which operate as non-linear cancellation paths. Injecting the output currents of the input transistors into the square root blocks, a differential output current of the overall circuit will become a multiplication function of two input signals $V_{12}$ and $V_{34}$. More detail of mathematical analysis using square-law relation of saturated MOSFET in strong inversion will be shown in the paragraph below.

Assuming the MOSFET M1 and M2 are biased in active region and neglecting channel length modulation effect, the current $I_{d}$ and $I_{g}$ can be respectively found as
Figure 1. Basic concept for realizing a four quadrant analog multiplier.

\[ I_A = \beta_n (V_1 - V_m)^2 \]  
and  
\[ I_B = \beta_n (V_2 - V_m)^2 \],

where \( \beta_n = 0.5\mu_p C_{ox} (W/L) \) is a transconductance parameter of each MOSFET and \( V_m \) is the threshold voltage of NMOS transistor.

From (1) and (2), the relationship between the current \( I_A \) and \( I_B \) and the differential input voltage \( V_{12} = V_1 - V_2 \) can be given by

\[ \sqrt{I_A} - \sqrt{I_B} = V_{12}\sqrt{\beta_n} \]

The drain currents \( I_A \) and \( I_B \) are fed into the square root blocks controlled by \( V_{34} \), resulting in

\[ I_{out} = I_{a1} - I_{a2} = KV_{34} \left( \sqrt{I_A} - \sqrt{I_B} \right) \]

where \( K \) is the gain of the square root blocks.

Substituting (3) into (4), yields

\[ I_{out} = K\sqrt{\beta_n} V_{12} V_{34} \]  

It is obvious that the output current appeared in (5) is in the form of a multiplication function between two input signals \( V_{12} \) and \( V_{34} \).

Based on this approach, both linear transconductor [9] and four-quadrant analog multiplier [10] have been proposed. Unfortunately, the early works in [9] and [10] require more than 3V for supply voltage which is not sufficiently low for modern analog design. Subsequently, a new square rooting circuit operated under 1.5V single supply was proposed in [11] which can be applied as a compact four quadrant analog multiplier as well [8]. However, the multiplier in [8] is not practical since it requires an ideal voltage reference to create the multiplication function.

In the next section, the improved square root circuit which is more suitable for realizing an analog multiplier will be described.

III. SQUARE ROOTING CIRCUIT

A proposed square rooting circuit which is improved from [11] is shown in Fig.2. Using square-law relation of saturated MOSFET in strong inversion and setting M3-M8 to be identical, the currents \( I_C \) and \( I_D \) are found to be

\[ I_C = \beta_p \left( V_{34} + \sqrt{\frac{I_A}{\beta_p}} \right)^2 \]

and

\[ I_D = \beta_p \left( V_{34} + \sqrt{\frac{I_B}{\beta_p}} \right)^2 \],

where \( \beta_p = 0.5\mu_p C_{ox} (W/L) \) is a transconductance parameter of each PMOS transistor and \( V_{34} = V_3 - V_4 \) is a differential control voltage.

Considering (6) and (7) in conjunction with the fact that \( I_A + I_D = I_{a1} \) and \( I_B + I_C = I_{a2} \) leading to

\[ I_{a1} = \beta_p V_{34}^2 + 2V_{34}\sqrt{\beta_p} \sqrt{I_A} + I_A + I_B \]  
and  
\[ I_{a2} = \beta_p V_{34}^2 + 2V_{34}\sqrt{\beta_p} \sqrt{I_B} + I_A + I_B \]

Subtracting (8) and (9), results in

\[ I_{out} = I_{a1} - I_{a2} = 2V_{34}\beta_p \left( \sqrt{I_A} - \sqrt{I_B} \right) \]

It is obvious that the output current of the improved square root circuit is a function of a square root of \( I_A \) and \( I_B \) and its gain can be adjusted by the voltage \( V_{34} \) and transconductance parameter \( \beta_p \).
IV. PROPOSED MULTIPLIER CIRCUIT

Fig. 3 shows the proposed multiplier circuit which is constituted by substituting the square rooting circuit in Fig. 2 into the square root blocks of Fig. 1. Focusing on the differential output voltage we have found that

\[ V_{out} = V_{o1} - V_{o2} = R(I_{o1} - I_{o2}), \]  
(11)

Substituting (10) into (11), differential output voltage can be found as

\[ V_{out} = 2RV_{34}\sqrt{P_{n}}\left(\sqrt{I_{A}} - \sqrt{I_{B}}\right) \]  
(12)

Finally, substituting (3) into (12) yields

\[ V_{out} = 2R\sqrt{P_{n}P_{p}}V_{12}V_{34} \]  
(13)

Now, we have an output offset-free four quadrant analog multiplier and its gain can be adjusted by the load resistor \( R \) and the dimensions of each MOSFET.

V. SIMULATION RESULTS

The multiplier circuit in Fig. 3 was designed and simulated by using PSPICE for 0.35 micron CMOS process parameter with main parameters \( V_{to} \equiv 0.51 \) and \( V_{tp} \equiv -0.66 \). The input voltage \( V_{12} \) and \( V_{34} \) are set to be balance with common mode voltages of \( V_{C1} = 1V \) and \( V_{C2} = 0.2V \), respectively and supply voltage \( V_{DD} \) is set at 1.8V. Transistor dimensions are listed in Table 1. Trying to avoid channel length modulation and short channel effects, the channel lengths of all transistors are set to be two times longer than 0.35 micron. The load resistors \( R \) are chosen to be 2.5 k\( \Omega \). At the quiescent point, power consumption of the proposed multiplier is 165 \( \mu W \).

Fig. 4 shows simulated DC transfer characteristics of the proposed multiplier, when \( V_{12} \) was swept continuously from -0.4V to 0.4V while \( V_{34} \) was varied from -0.4V to 0.4V with 0.1V step size. It can be observed that the linear range of \( V_{12} \) is approximately \( \pm 0.4V \).

Transient response of the multiplier operated as amplitude modulator is shown in Fig. 5. A 0.4V, 25 kHz sinusoidal carrier signal \( V_{12} \) shown in Fig. 5(a) was multiplied by a 0.4V, 1 kHz sinusoidal modulating signal \( V_{34} \) shown in Fig. 5(b). A resulting waveform is shown in Fig. 5(c).

Frequency response of the multiplier for various gains was set by sweeping \( V_{34} \) from 0.1V to 0.4V with 0.1V step size as the same condition of DC sweep and the results show in Fig. 6 demonstrating that bandwidth of the proposed circuit is higher than 110 MHz for all gains.

Circuit linearity is examined by simulated total harmonic distortion (THD), when \( V_{34} \) was fixed at 0.4V and applying various amplitudes of 25 kHz sinusoidal \( V_{12} \). The result is displayed in Fig. 7 that less than 0.6% THD is achieved for \( V_{12} \) amplitude about 0.4V.

Comparative results of the simulated performances between this work and [8] are shown in Table II.
A new square rooting circuit can be used for realizing a CMOS four-quadrant analog multiplier has been presented. The resulting multiplier circuit is improved to be more compact than the previous work. The extra voltage reference is not required for the proposed circuit. As a result, the proposed multiplier provides high bandwidth, high linearity and low static power consumption. Simulation results are given to verify the multiplier circuit performances.

**TABLE I**

<table>
<thead>
<tr>
<th>Transistor</th>
<th>Width [μm]</th>
<th>Length [μm]</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>M3-M8</td>
<td>3.5</td>
<td>1</td>
</tr>
<tr>
<td>M9-M10</td>
<td>40</td>
<td>1</td>
</tr>
</tbody>
</table>

**TABLE II**

Comparison of simulated characteristics between the proposed multiplier and the multiplier in [8]

<table>
<thead>
<tr>
<th>Multiplier characteristic</th>
<th>Proposed</th>
<th>Ref. [8]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power consumption [μW]</td>
<td>165</td>
<td>200</td>
</tr>
<tr>
<td>THD [%]</td>
<td>≥ 0.6</td>
<td>≥ 0.8</td>
</tr>
<tr>
<td>-3 dB Bandwidth [MHz]</td>
<td>&gt;110</td>
<td>&gt;10</td>
</tr>
<tr>
<td>Total physical area [μm²]</td>
<td>103</td>
<td>672</td>
</tr>
</tbody>
</table>

* $V_{in}$ was fixed at 0.4V and $V_{12}$ is a 25 kHz sinusoidal signal with amplitude of 0.4V.

**REFERENCES**


**VI. CONCLUSION**

The authors would like to thank C. Sawigun for useful suggestion and discussion.

**ACKNOWLEDGMENT**

The authors would like to thank C. Sawigun for useful suggestion and discussion.